Recent progress in developing digital low-level RF controls for accelerators has made digital systems an option of choice. At Comell we are presently working on two projects: upgrading the RF controls of the Comell Electron Storage Ring (CESR) for cham-tau operation (CESR-c) and developing a new low-level RF system for the proposed Comell energy-recovery linac a).
THE NEED FOR DIGITAL RF CONTROLS FOR CESR-C
With CESR changing from a single-energy to a multienergy regime [2], it will be more challenging for the RF system to provide stable and reliable operation as the lowenergy sets of operating parameters differs significantly from the high-energy ones 131.
There are new demands to RF controls associated with this:
1) The superconducting cavities will operate in an active or passive mode 141, ik. driven by beam and generator or just driven by the beam respectively. Switching from one mode of operation to another will be performed routinely and must be done in a straightforward way, efficiently and quickly.
2) The external quality factor of the cavities will need to be adjusted in a wide range from zz 2 . lo5 at high energy to
1 . lo6 at low energy. For superconducting cavities the cavity transfer function pole is usually the lowest pole in the system and should to be compensated by feedback loops to optimize the performance of the controller [SI. However, a change in the cavity coupling will change the position of the.pole and therefore its compen- 
THE NEED FOR DIGITAL RF CONTROLS FOR THE CORNELL ERL
The requirements on the RF control system of the proposed CORNELrnJNAF ERL prototype [7, 81 are demanding [I] . In the injector cavities the strong beam loading of a 100 mA beam needs to be compensated with high accuracy. In main linac cavities (Qezt = 2.6 . lo') high field stability of 2 . in amplitude and 0.06" in phase needs to be achieved in the presence of a microphonics level similar to the cavity bandwidth. In addition microphonics compensation via a fast cavity frequency tuner is envisioned. These challenging control loops and the associated required flexibility are hest addressed hy a digital control approach.
While the digital RF control hardware described in the following is primary designed for the CESR-c RF system and its requirements, it will also serve as a prototype for the ERL RF control system. The digital parts are genetic and flexible and have the computation resources to be used in both RF systems. 
HARDWARE

OVERVIEW
DIGITAL CONTROL BOARD
The FPGAlDSP VME board is shown in Figure 2 . A block diagram of the board is shown in Figure 1 (right side). The various subsections are connected by a 24-bit address bus and a 32-bit data bus. All data transfers are 32 bits wide and the addresses are for 32-bit entities. Normally there are three possible bus-masters: the VMEbus interface, the DSP, or the XILINX chip. Additionally, a special controller is provided which uses the local bus to configure the XILINX chip by transfemng data from the FLASH RAM or STATIC RAM. A bus arbiter determines which bus master can transfer data.
W E INTERFACE
The VME interface is implemented in an Altera EPFlOK30 PLD .
STATIC RAM
The board provides 4 Mbytes of fast static RAM, organized as 1M by 32-bits. The static RAM is accessible from any of the bus masters and can be used to pass data between the various devices. The board can be configured so that either the DSP or the XILINX chip can be configured from static RAM. This is useful for experimenting with different prog r a m without having to reprogram the FLASH memory.
FLASH RAM
The board provides 1.5 Mbytes of FLASH memo+, organized as 1.5M by 8-bits. The FLASH memory is accessible from any of the bus masters. Normally, the first third of the FLASH memory is reserved for the DSP code, and the remaining two-thirds are for the XILINX chip configuration.
.~
DSP
The DSP is an Analog Devices ADSP-22160M. This is an SIMD (single-instruction, multiple data) processor with 4 Mbits of internal memory. It can be both a local-bus master and a local-bus slave. The DSP has link ports that can he used to provide a direct path to other DSPs or to other hardware. Four of the six link ports are routed through differential transceivers to connectors on the front panel, and each port may be configured as in input or output port. This allows us to make connections between RF-DSP boards in the same crate or in different crates without needing to use the VME backplane. All of the peripheral control lines on the DSP, such as DMA control. interrupt inputs, U 0 flags, and reset, are routed to the U 0 CONTROL REGIS-TER chip.
U 0 CONTROL AND STATUS REGISTERS
The CSR (Control and Status Register) chip is a local-bus slave that provides control and reports status of both onboard and off-board resources. On-board resources include reset lines for the DSP and XaINX chip, front panel LEDs and a configuration dipswitch, DSP peripheral control signals, and uncommitted connections to the VME interface and the XILINX chip. Off-board resources include a stepper motor interface for cavity tuning, a serial (SPI) interface to the frequency synthesizer, CESR clock and turnmarker, interlock system interface, and event @iggers. 2 18-bit words) and over 10k flip-flops. The XILINX chip has separate busses for each ADC channel. It has a shared bus for the DACs and a lookup table. It acts as either a master or a slave on the local-bus. The chip provides P I 0 (programmable I/O) access to the ADC and DAC memory buffers, so data in these buffers can be accessed without interfering with the control algorithms.
XILINX CHIP
MEMORY BUFFERS I LOOK-UP TABLE
Each ADC channel is provided with 2 Mbytes of buffer memory, organized as IM by 16-bits. Incoming data from the ADC can be stored in this buffer. The XILINX chip provides logic to use an external trigger or a software trigger to start storage, to stop storage, or to wait before stop-.ping. This allows capture of transient events. The memory can be read out under program control using a different data path, so that the feedback control function is undisturbed. Additionally, the buffer can be filled with simulated ADC data and the control algorithm can be run using stored data, rather than ADC data. This is useful for testing control algorithms under controlled conditions. Data can be clocked into the buffers at a maximum rate of 50 MWz. A separate memory buffer is provided for the dual functions of storing data directed to the DACs and for a LUT (Look-Up Table) for feed-foward constants. This buffer is organized as 1M by 16-bitsforDACdataand 1Mby 16-bitforLUTdata. As with the ADC buffer, the DAC buffer can capture a stream of data that is going to the DACs. It can also supply data to the DACs, which is useful for exercising downstream components with know data. Data frozen in the DAC buffer can be read out under program control without interfering with the control algorithm.
CLOCK CIRCUITRY
The control algorithm calls for a 4 
ADCDAC BOARD
Analog input and output is implemented as a daughter board; see Figure 3 . This board has four I4-bit analog to digital converters (ADCs) and two 16 bit digital to analog conveners (DACs). The ADCs can be read simultaneously fier, a band-pass filter and a differential ADC driver. The DACs are updated over a shared bus at sample rates up to 50 MHz. Initial tests indicated that the ADCs perform to expectations with a signal to noise ratio of approximately 14 dB. Aperture jitter measurements for the ADCs set an upper limit of 5 ps rms. Ultimately jitter will be determined by the quality of the clock delivered to the board. DAC outputs are differential, buffered and level shifted. The board draws its power from dedicated linear power supplies.
FUTURE PLANS
After developing and building the hardware for the digital CESR-c control system, we are writing the software for the PI-control loop in the FPGA and for the interface with the CESR control system. We plan to have a first digital R F control system in operation in CESR by late summer this year. Detailed tests will be done to study the performance and reliability of the new RF field controller.
CONCLUSIONS
We have designed and built the hardware for a fast digital low-level RF controller with high sampling rates, high computation power and very low latency. The digital boards are generic and flexible enough to be useable for a variety of control and data processing applications.
